INTEGRATED CIRCUITS

DATA SHEET

SSTL16877 14-bit SSTL_2 registered driver with differential clock inputs

Product specification Supersedes data of 2000 Apr 20





14-bit SSTL_2 registered driver with differential clock inputs

SSTL16877

FEATURES

- Stub-series terminated logic for 2.5 V VDDQ (SSTL_2)
- Optimized for DDR (Double Data Rate) SDRAM applications
- Supports SSTL_2 signal inputs and outputs
- Flow-through architecture optimizes PCB layout
- Meets SSTL_2 class I and class II specifications
- Latch-up protection exceeds 500mA per JEDEC Std 17
- ESD protection exceeds 2500 V per MIL STD 833 Method 3015 and 200 V per Machine Model
- Full DDR1 PC333 solution @ 2.5 V when used with PCKV857
- Mixed 2.5 V (PC266) / 3.3 V (PC333) solution when used with PCK857
- Same form, fit, and function as SSTV16857

DESCRIPTION


The SSTL16877 is a 14-bit SSTL_2 registered driver with differential clock inputs, designed to operate between 2.3 V and 2.7 V. V_{DDQ} must not exceed V_{CC} . Inputs are SSTL_2 type with V_{REF} normally at 0.5* V_{DDQ} . The outputs support class I which can be used for standard stub-series applications or capacitive loads. Master reset (RESET) asynchronously resets all registers to zero.

The SSTL16877 is intended to be incorporated into standard DIMM (Dual In-Line Memory Module) designs defined by JEDEC, such as DDR (Double Data Rate) SDRAM or SDRAM II Memory Modules. Different from traditional SDRAM, DDR SDRAM transfers data on both clock edges (rising and falling), thus doubling the peak bus bandwidth. A DDR DRAM rated at 166 MHz will have a burst rate of 333 MHz. The modules require between 23 and 27 registered control and address lines, so two 14-bit wide devices will be used on each module. The SSTL16877 is intended to be used for SSTL_2 input and output signals.

The device data inputs consist of differential receivers. One differential input is tied to the input pin while the other is tied to a reference input pad, which is shared by all inputs.

The clock input is fully differential to be compatible with DRAM devices that are installed on the DIMM. However, since the control inputs to the SDRAM change at only half the data rate, the device must only change state on the positive transition of the CLK signal. In order to be able to provide defined outputs from the device even before a stable clock has been supplied, the device must support an asynchronous input pin (reset), which when held to the LOW state will assume that all registers are reset to the LOW state and all outputs drive a LOW signal as well.

PIN CONFIGURATION



QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25^{\circ}C$; $t_r = t_f \le 2.5 \text{ ns}$

SYMBOL	PARAMETER	PARAMETER CONDITIONS		
t _{PHL} /t _{PLH}	Propagation delay; CLK to Qn	$C_L = 30 \text{ pF}; V_{DDQ} = 2.5 \text{ V}$	2.4	ns
C _I	Input capacitance	V _{CC} = 2.5 V	2.9	pF

NOTES:

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μ W) $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where: f_i = input frequency in MHz; C_L = output load capacity in pF; f_o = output frequency in MHz; V_{CC} = supply voltage in V; $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.

14-bit SSTL_2 registered driver with differential clock inputs

SSTL16877

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE	DWG NUMBER
48-Pin Plastic TSSOP Type I	0°C to +70°C	SSTL16877 DGG	SOT362-1

PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
34	RESET	LVCMOS asynchronous master reset (Active LOW)
48, 47, 44, 43, 42, 41, 40, 33, 32, 31, 30, 29, 26, 25	D1 – D14	SSTL_2 data inputs
1, 2, 5, 6, 7, 10, 11, 14, 15, 18, 19, 20, 23, 24	Q1 – Q14	SSTL_2 data outputs
35	VREF	SSTL_2 input reference level
3, 8, 13, 17, 22, 27, 36, 46	GND	Ground (0 V)
28, 37, 45	V _{CC}	Positive supply voltage
4, 9, 12, 16, 21	V_{DDQ}	Output supply voltage
38 39	CLK+ CLK-	Differential clock inputs

FUNCTION TABLE

	INPUTS									
RESET	CLK CLK D		Q							
L	Х	Х	Х	L						
Н	\downarrow	↑	Н	Н						
Н	\downarrow	↑	L	L						
Н	L or H	L or H	Х	Q_0						

H = High voltage level
L = High voltage level


↓ = High-to-Low transition
↑ = Low-to-High transition

X = Don't care

14-bit SSTL_2 registered driver with differential clock inputs

SSTL16877

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	CONDITION	L	LIMITS		
STWIDUL	PARAMETER	CONDITION	MIN	MAX	UNIT	
V _{CC}	DC supply voltage		-0.5	+4.6	V	
I _{IK}	DC input diode current	V _I < 0		<i>–</i> 50	mA	
VI	DC input voltage ³		-0.5	V _{DDQ} + 0.5	V	
lok	DC output diode current	V _O < 0		<i>–</i> 50	mA	
V _{OUT}	DC output voltage ³	Note 3	-0.5	V _{DDQ} + 0.5	V	
	DC output current	$V_O = 0$ to V_{DDQ}		±50		
OUT	Continuous current ⁴	V_{CC} , V_{DDQ} , or GND		±100	mA	
T_{STG}	Storage temperature range		-65	+150	°C	

NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
 device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to
 absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
- 3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- 4. The continuous current at V_{CC} , V_{DDQ} , or GND should not exceed ± 100 mÅ.

14-bit SSTL_2 registered driver with differential clock inputs

SSTL16877

RECOMMENDED OPERATING CONDITIONS¹

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{CC}	Supply voltage		2.3	2.5	2.7	V
V_{DDQ}	Output supply voltage		2.3	2.5	2.7	V
V_{REF}	Reference voltage $(V_{REF} = 0.5 \times V_{DDQ})$		1.15	1.25	1.35	V
V _{TT}	Termination voltage		V _{REF} – 40 mV	V_{REF}	V _{REF} + 40 mV	V
VI	Input voltage		0		V _{CC}	V
V _{IH}	AC HIGH-level input voltage	All inputs	V _{REF} + 350 mV			V
V_{IL}	AC LOW-level input voltage	All inputs			V _{REF} – 350 mV	V
V_{IH}	DC HIGH-level input voltage	All inputs	V _{REF} + 180 mV		V _{DDQ} + 0.5 V	V
V_{IL}	DC LOW-level input voltage	All inputs	V _{SS} – 0.5 V		V _{REF} – 180 mV	V
I _{OH}	HIGH-level output current				-20	mA
I _{OL}	LOW-level output current				20	mA
Tamb	Operating free-air temperature range		0		70	°C

NOTE:

DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

				L	IMITS		
SYMBOL	PARAMETER	TEST CONDI	Temp =	0°C to +7	′0°C	UNIT	
				MIN	TYP ²	MAX	1
V _{IK}	I/O supply voltage	$V_{CC} = 2.3 \text{ V; } I_{I} = -18 \text{ mA}$				-1.2	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V; } I_{OH} = -100$	μΑ	V _{CC} - 0.2	2.3] , [
V _{OH}	HIGH level output voltage	$V_{CC} = 2.3 \text{ V; } I_{OH} = -8 \text{ mA}$		1.95	2.2]
	$V_{CC} = 2.3 \text{ V}; I_{OH} = -16 \text{ mA}$		1.95	2.1			
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}; I_{OL} = -100 \text{ p}$	7 V; I _{OL} = -100 μA			0.2	
V _{OL}	V _{OL} LOW level output voltage	$V_{CC} = 2.3 \text{ V; } I_{OL} = -8 \text{ mA}$		0.14	0.35	V	
		$V_{CC} = 2.3 \text{ V; } I_{OL} = -16 \text{ mA}$		0.30	0.35		
V _{CMR}	CLK, CLK	Common mode range for reliable	performance	0.97		1.53	V
V _{PP}	CLK, CLK	Minimum peak-to-peak input to en	nsure logic state	360			mV
	Data inpute DECET	$V_{CC} = 2.7 \text{ V}$; $V_{I} = 1.7 \text{ V}$ or 0.8 V	\\ 4.45\\ or 4.25\\		0.01	±5	
	Data inputs, RESET	$V_{CC} = 2.7 \text{ V}$; $V_{I} = 2.7 \text{ V}$ or 0 V	V _{REF} = 1.15V or 1.35V		0.01	±5	μΑ
l _l	CLK, CLK	$V_{CC} = 2.7 \text{ V}$; $V_{I} = 1.7 \text{ V}$ or 0.8 V	V _{REF} = 1.15V or 1.35V		0.05	±5	
	CLK, CLK	$V_{CC} = 2.7 \text{ V}$; $V_{I} = 2.7 \text{ V}$ or 0 V	VREF = 1.15V 01 1.35V		0.05	±5	μΑ
	V _{REF}	$V_{CC} = 2.7 \text{ V}$ $V_{REF} = 1.15 \text{V or } 1.35 \text{V}$			0.05	±5	μΑ
,	Quiescent supply current CLK and CLK in opposite	$V_{CC} = 2.7 \text{ V}$; $V_I = 1.7 \text{ V}$ or 0.8 V			12	25	mA
Icc	state ¹	$V_{CC} = 2.7 \text{ V}$; $V_I = 2.7 \text{ V}$ or 0 V			10	25	IIIA

5

^{1.} Unused control inputs must be held HIGH or LOW to prevent them from floating.

When CLK and CLK are HIGH, typical I_{CC} = 25 mA.
 All typical values are at V_{CC} = 3.3 V and T_{amb} = 25°C (unless otherwise specified).

14-bit SSTL_2 registered driver with differential clock inputs

SSTL16877

TIMING REQUIREMENTS


Over recommended operating conditions; $T_{amb} = 0$ °C to +70 °C (unless otherwise noted) (see Figure 1)

			LIM	UNIT		
SYMBOL	PARAMETER	TEST CONDITIONS	V _{CC} = 2.5			
		MIN	MAX			
f _{clock}	Clock frequency		200	MHz		
t _w	Pulse duration, CLK, CLK HIGH or LC	W .	1.0		ns	
	Catua tima	Data before CLK↑, CLK↓	0.2			
t _{su}	Setup time	RESET HIGH before CLK↑, CLK↓	0.8		ns	
t _h	Hold time		1.2		ns	

SWITCHING CHARACTERISTICS

Over recommended operating conditions; $T_{amb} = 0^{\circ}C$ to $+70^{\circ}C$; $V_{DDQ} = 2.3 - 2.7$ V and V_{DDQ} does not exceed V_{CC} . Class I, $V_{REF} = V_{TT} = V_{DDQ} \times 0.5$ and $C_L = 10$ pF (unless otherwise noted) (see Figure 1)

			LIM		
SYMBOL FROM (INPUT)		TO (OUTPUT)	V _{CC} = 2.5	UNIT	
	(5.7)	(001101)	MIN	MAX	
f _{max}	Maximum clock frequency		200		MHz
t _{PLH} /t _{PHL}	CLK and CLK	Q	1.0	3.5	ns
t _{PHL}	RESET	Q	2.0	4.0	ns




2000 Aug 15 6

14-bit SSTL_2 registered driver with differential clock inputs


SSTL16877

PARAMETER MEASUREMENT INFORMATION


AC WAVEFORMS




Waveform 1. Propagation delay times inverting and non-inverting outputs



Waveform 2. Propagation delay RESET to output.



Waveform 3. Pulse duration



Waveform 4. Setup and hold times

TEST CIRCUIT





Figure 1. Load circuitry




14-bit SSTL_2 registered driver with differential clock inputs

SSTL16877

TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1 mm

SOT362-1



DIMENSIONS (mm are the original dimensions).

UNIT	A max.	A ₁	A ₂	А3	bp	c	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	z	θ
mm	1.2	0.15 0.05	1.05 0.85	0.25	0.28 0.17	0.2 0.1	12.6 12.4	6.2 6.0	0.5	8.3 7.9	1	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.8 0.4	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE	REFERENCES					EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ			PROJECTION ISSUE DATE		
SOT362-1		MO-153					-95-02-10- 99-12-27	

14-bit SSTL_2 registered driver with differential clock inputs

SSTL16877

NOTES

14-bit SSTL_2 registered driver with differential clock inputs

SSTL16877

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 2000 All rights reserved. Printed in U.S.A.

Date of release: 08-00

Document order number: 9397 750 07414

Let's make things better.

Philips Semiconductors



